Practical Re-Write Codes with Access Considerations

Yuval Cassuto
Technion – Israel Institute of Technology
Department of Electrical Engineering
ycassuto@ee.technion.ac.il

Eitan Yaakobi
University of California, San Diego
California Institute of Technology
Electrical and Computer Engineering
Electrical Engineering
eyaakobi@ucsd.edu

Abstract—We present new codes that allow data rewriting without physical erase on multi-level cell technologies. The codes are practical as they use a small number (e.g. 2) of cells, and allow data bits with different update characteristics (hot vs. cold).

I. INTRODUCTION

Flash storage media offer remarkable densities that enable their ubiquitous use in numerous consumer and enterprise storage products. Densities of such scale introduce restrictions on the way data can be accessed on the device. The most apparent and well-studied feature of flash access is the inability to perform erase operations at the cell or page level, but only in much larger units called flash blocks. The coarse granularity of erase operations together with their significant time and wear costs require careful control of the write access to the physical cells by upper layers of the storage device. To mitigate this access limitation, a flash translation layer (FTL) was introduced to solid-state drives, with the objective to dynamically optimize the physical placement of data. As an alternative to placement optimization, lower level frameworks have been proposed for data representations that improve the access capabilities of the device [5]. One model that was found particularly relevant to the properties of flash storage is the write-once memory (WOM), first proposed by Rivest and Shamir for a different application [7]. The applicability of the WOM model to emerging solid-state storage technologies has sparked a renewed interest, and has led to significant research progress in recent years, e.g. [3], [6], [8].

The main idea in the WOM and related frameworks is to encode the user data in a way that unregistered updates will be possible without need to physically erase the storage cells. This capability allows rewriting data in place without incurring the wear and time-overhead of block erases after every write. In particular, the original binary WOM model [7] treats codes that allow writing k bits t times using n physical bits that are only allowed to move from 0 to 1. The great promise of the WOM model is that t writes of k bits do not actually require n = kt physical bits, but potentially as little as n = kt/\log_2 t (for large t). This promise, however, does not come without challenges. Some of these challenges are now listed.

1) Efficient WOM constructions often have a different k for each of the t writes. This property is hard to accommodate in practice.
2) Long representations with little structure mean exponentially growing decoding complexities.
3) The generalization of binary WOM codes for multi-level cell technologies is not well established yet.
4) The known models assume that all user bits have the same access characteristics, and therefore may be wasteful in redundancy.

These challenges are the main motivators to the current work, which addresses the challenges above as follows:

1) Fixed k number of bits in each of the t writes is sought by all constructions.
2) Small numbers (i.e. 1 or 2) of cells are used to encode data.
3) The proposed WOM codes are tailored to multi-level cell technologies by using the q-ary generalization of the model.
4) The codes distinguish between “hot” and “cold” bits in the number of updates they allow (hot bits are updated frequently, cold bits are updated rarely). Jointly storing hot and cold data provides automatic wear leveling without need to waste erase cycles on moving cold data across physical locations.

We now open the presentation with concrete details on the model. Then in the following sections sample constructions will be presented. Given n physical cells with q discrete levels, we wish to store k information bits in a way that the information can be written t times without moving a physical cell to a lower level. Each of the t writes is called a write generation. Any of the 2^k possible values can be assigned to the k information bits at any given write generation. A scheme that supports the above properties will be called a (q,n,k,t) re-write code. This model was studied in [1] and later in [2] as a generalization of Rivest and Shamir’s binary WOM [7]. As opposed to previous works, here we are mostly interested in the case where the number of cells n is small. A related problem, where in each write only one bit out of the k information bits is updated, was proposed in [4], and solved optimally for the special case k = 2. To support the large data units used in NAND flash storage we note that if a (q,n,k,t) re-write code exists, then there also exists a (q,nM,kM,t) code by trivially using M independent copies of the code in parallel. In Section II we present (q,n,k,t) constructions for fixed small k and n, and t that depends on q. Then in Section III we give sample codes that break k into k_1 hot bits and k_2 cold bits, allowing up to a single write to each cold bit out of the total t writes.

II. RE-WRITE CODES WITH n = 2 PHYSICAL CELLS

In an n = 2 code, the physical content of the memory is described by a pair (c_1, c_2) ∈ {0, 1, ..., q − 1}^2 of cell levels. The information content is represented by an integer number v ∈ {0, 1, ..., 2^k − 1} = {0, 1, ..., 7} (for k = 3), and a mapping between integers and k-bit vectors is implicitly assumed. Reading information is then performed by a function ψ : {0, ..., q − 1} → {0, 1, ..., 7}. Writing k bits to the physical cells is specified as a function μ : {0, ..., q − 1}^2 × {0, 1, ..., 7} → {0, ..., q − 1}^2 of the current cell contents and the new information integer. Thus,
where $c'_1 \geq 1, c'_2 \geq 2$. Such read and write functions for $k = 3$ are specified in Figure 1. The numbers inside the matrix stand for information integers in $[0, 1, \ldots, 7]$. The coordinates marked at the exterior of the matrix represent cell levels. The horizontal coordinate is $c_1$ and the vertical one is $c_2$. The reading function $\phi(c_1, c_2)$ is simply the content of the $(c_1, c_2)$ position of the matrix. A write function $\mu(c_1, c_2, v') = (c'_1, c'_2)$, where $c'_1 \geq 1, c'_2 \geq 2$. Such read and write functions for $k = 3$ are specified in Figure 1. The numbers inside the matrix stand for information integers in $[0, 1, \ldots, 7]$. The coordinates marked at the exterior of the matrix represent cell levels. The horizontal coordinate is $c_1$ and the vertical one is $c_2$. The reading function $\phi(c_1, c_2)$ is simply the content of the $(c_1, c_2)$ position of the matrix. A write function $\mu(c_1, c_2, v')$ can be obtained from Figure 1 by defining $(c'_1, c'_2)$ to be the nearest (different) position that contains the number $v'$, such that $c'_1 \geq 1$ and $c'_2 \geq 2$. For example, suppose the current cell levels are $(c_1, c_2) = (0, 2)$, storing the integer 4. Then a value $v' = 7$ is written by moving the cells to levels $(c'_1, c'_2) = (4, 3)$. Each polygon of area 8 in Figure 1 specifies the range of possible lines represent re-writing the same value for the hot bit.

### Figure 1

A code to store 3 bits in 2 cells with $t = (q-1)/2$ writes.

<table>
<thead>
<tr>
<th>Write #1</th>
<th>Write #2</th>
<th>Write #3</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>6</td>
<td>5</td>
</tr>
<tr>
<td>4</td>
<td>3</td>
<td>2</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

The two stored information bits appear at the bottom of the figure, the right of which (underlined) is the hot bit. Solid arrow lines represent changes in the hot bit, and dashed arrow lines represent re-writing the same value for the hot bit.

Restricting the cold bit to up to one write allows a total number of writes that equals $t = [q/2]$ (including the one cold write). This is an improvement from an $n = 1, k = 2$ re-write code that gives only $t = [(q-1)/3]$ writes. Note that the $t - 1$ writes of the hot bit and the single write of the cold bit can be performed in any order. For example, if the hot bit is written multiple times before the cold bit’s write, we initially use the left part of the diagram (even levels) to update the hot bit, and in case of a ‘1’ write to the cold bit, we can always move to the corresponding state at the right part of the diagram (odd levels), which only moves the cell level upwards. The code of Figure 2 turns out to be optimal.

### A. Two-cell hot-cold bit storage

We now detail a two-cell code to jointly store one hot and one cold bit. We start with specifying the decoding rule pictorially in Figure 3. As in the two-cell codes of the previous section, the coordinates at the exterior of the matrix represent physical-cell levels, and the integers within the matrix are the information content of the stored bits: 0 stands for $0\bar{1}$, 1 stands for $0\bar{1}$, 2 stands for $1\bar{1}$ and 3 stands for $1\bar{1}$. The underlined bits are the hot bits that can change multiple times in the write sequence. The non-underlined bits are cold bits that can be written once, at any point of the write sequence. To support unrestricted re-writing of the hot bit, the following transitions must be possible without decrease in physical-cell levels:

$$0 \rightarrow \{0, 1\}, \ 1 \rightarrow \{0, 1\}, \ 2 \rightarrow \{2, 3\}, \ 3 \rightarrow \{2, 3\},$$

In addition, a single transition of the form $0 \rightarrow 2$ or $1 \rightarrow 3$ must be supported. The code described above turns out to be

### Figure 3

Decoding rule for a scheme to store 1 hot bit and 1 cold bit in 2 cells with $t = 2q - 3$ writes, at most 1 of which is a cold-bit write. This is strictly optimal. Other codes we found support multiple hot and/or multiple cold bits. Due to lack of space we cannot describe them in this written summary.

### References


